## Atmel AT24C512C

# Atmel

I<sup>2</sup>C-Compatiable (2-wire) Serial EEPROM 512-Kbit (65,536 x 8)

#### DATASHEET

#### **Features**

- Low-voltage and standard-voltage operation
  - 1.7V (V<sub>CC</sub> = 1.7V to 3.6V)
  - 2.5V (V<sub>CC</sub> = 2.5V to 5.5V)
- Internally organized as 65,536 x 8
- 2-wire serial interface
- Schmitt Triggers, filtered inputs for noise suppression
- Bidirectional data transfer protocol
- 400kHz (1.7V) and 1MHz (2.5V, 5.5V) compatibility
- Write Protect pin for hardware data protection
- 128-byte page write mode
  - partial page writes allowed
- Random and sequential read modes
- Self-timed write cycle (5ms max)
- High reliability
  - Endurance: 1,000,000 write cycles
  - Data retention: 40 years
- Green package options (Pb/Halide-free/RoHS Compliant)
  - 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead TSSOP, 8-pad UDFN, 8-ball WLCSP, and 8-ball VFBGA packages
- Die sale options: wafer form and tape and reel available

#### Description

The Atmel<sup>®</sup> AT24C512C provides 524,288 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 65,536 words of eight bits each. The cascadable feature of the device allows up to eight devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead TSSOP, 8-pad UDFN, 8-ball WLCSP, and 8-ball VFBGA packages. In addition, the entire family is available in 1.7V (1.7V to 3.6V) and 2.5V (2.5V to 5.5V) versions.

## 1. Pin Configurations and Pinouts

Figure 1. Pin Configurations

Pin Name	Function
A <sub>0</sub> - A <sub>2</sub>	Address Inputs
GND	Ground
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
V <sub>CC</sub>	Power Supply

8-lead SOIC A<sub>0</sub> 1 8 V<sub>CC</sub> A<sub>1</sub> 2 7 WP A<sub>2</sub> 3 6 SCL GND 4 5 SDA

#### 8-pad UDFN



Bottom View

#### 8-lead TSSOP

A <sub>0</sub> 1	8 🗖 Vcc
A <sub>1</sub> 2	7 📩 WP
$A_2 \square 3$	6 📥 SCL
GND 4	5 SDA

#### 8-ball WLCSP



Bottom View

## 8-ball VFBGA

V <sub>CC</sub> WP	8	1	A <sub>0</sub>		
WP	7	2	A <sub>1</sub>		
SCL	6	3	A <sub>2</sub>		
SDA	5	4	GND		
Bottom View					

\* Note: Drawings are not to scale.

## 2. Absolute Maximum Ratings\*

Operating Temperature
Storage Temperature $\ldots \ldots \ldots -65^{\circ}C$ to +150°C
Voltage on any pin with respect to ground
Maximum Operating Voltage 6.25V
DC Output Current

\*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 3. Block Diagram



## 4. Pin Descriptions

Serial Clock (SCL) — The SCL input is used to positive-edge clock data into each EEPROM device and negative-edge clock data out of each device.

**Serial Data (SDA)** — The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven, and may be wire-ORed with any number of other open-drain or open-collector devices.

**Device Addresses (A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>)** — The A<sub>2</sub>, A<sub>1</sub>, and A<sub>0</sub> pins are device address inputs that are hardwired or left not connected for compatibility with other Atmel AT24Cxx devices. When the pins are hardwired, as many as eight 512K devices may be addressed on a single bus system (see Section 7. "Device Addressing" on page 9 for more details). If these pins are left floating, the A<sub>2</sub>, A<sub>1</sub>, and A<sub>0</sub> pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends using 10k $\Omega$  or less.

**Write Protect (WP)** — The Write Protect input, when connected to GND, allows normal write operations. When WP pin is connected directly to  $V_{CC}$ , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND; however, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pin to a known state. When using a pull-up resistor, Atmel recommends using  $10k\Omega$  or less.

WP Pin	Part of the Array Protected
Status	Atmel AT24C512C
At V <sub>CC</sub>	Full Array
At GND	Normal Read/Write Operations

#### Table 4-1. Write Protect

## 5. Memory Organization

**Atmel AT24C512C, 512-Kbit Serial EEPROM**: The 512K is internally organized as 512 pages of 128 bytes each. Random word addressing requires a 16-bit data word address.

#### Table 5-1. Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0MHz,  $V_{CC} = 5.5V$ 

Symbol	Test Condition	Max	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### Table 5-2. DC Characteristics

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}$ C to +85°C,  $V_{CC} = 1.7$ V to 3.6V or 2.5V to 5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Test Condition		Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.7		3.6	V
V <sub>CC2</sub>	Supply Voltage					5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V	Read at 400kHz			2.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V	Write at 400kHz			3.0	mA
1	Standby Current	V <sub>CC</sub> = 1.7V				1.0	μA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 3.6V	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	μA
	Standby Current	V <sub>CC</sub> = 2.5V	$V_{IN} = V_{CC}$ or $V_{SS}$			2.0	μA
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 5.5V	$v_{\rm IN} - v_{\rm CC}  \text{or}  v_{\rm SS}$			6.0	μA
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V$	ss		0.10	3.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC}$ or	$V_{OUT} = V_{CC} \text{ or } V_{SS}$		0.05	3.0	μA
V <sub>IL</sub>	Input Low Level <sup>(1)</sup>					V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Level <sup>(1)</sup>			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Level	V <sub>CC</sub> = 1.7V	V <sub>CC</sub> = 1.7V I <sub>OL</sub> = 0.15mA			0.2	V
V <sub>OL2</sub>	Output Low Level	V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1mA			0.4	V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only, and are not tested.

#### Table 5-3. AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{CC} = 1.7$ V to 3.6V or 2.5V to 5.5V (where applicable), CL = 100pF (unless otherwise noted). Test conditions are listed in Note 2.

	1.7V		7V	2.5V	, 5.0V	
Symbol	Parameter	Min	Max	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		400		1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low	1.3		0.4		μs
t <sub>HIGH</sub>	Clock Pulse Width High	0.6		0.4		μs
t <sub>i</sub>	Noise Suppression Time <sup>(1)</sup>		100		50	ns
t <sub>AA</sub>	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	μs
t <sub>BUF</sub>	Time the bus must be free before a new transmission can $\mbox{start}^{(1)}$	1.3		0.5		μs
t <sub>HD.STA</sub>	Start Hold Time	0.6		0.25		μs
t <sub>SU.STA</sub>	Start Set-up Time	0.6		0.25		μs
t <sub>HD.DAT</sub>	Data In Hold Time	0		0		μs
t <sub>SU.DAT</sub>	Data In Set-up Time	100		100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>		0.3		0.3	μs
t <sub>F</sub>	Inputs Fall Time <sup>(1)</sup>		300		100	ns
t <sub>SU.STO</sub>	Stop Set-up Time	0.6		0.25		μs
t <sub>DH</sub>	Data Out Hold Time	50		50		ns
t <sub>WR</sub>	Write Cycle Time		5		5	ms
Endurance <sup>(1)</sup>	25°C, Page Mode, 3.3V	1,000,000 Write			Write Cycles	

Notes: 1. This parameter is ensured by characterization only.

- 2. AC measurement conditions:
  - $R_L$  (connects to V<sub>CC</sub>): 1.3k $\Omega$  (2.5V, 5V), 10k $\Omega$  (1.7V)
  - Input pulse voltages: 0.3V<sub>CC</sub> to 0.7V<sub>CC</sub>
  - Input rise and fall times:  $\leq$  50ns
  - Input and output timing reference voltages: 0.5V<sub>CC</sub>

## 6. Device Operation

**Clock and Data Transitions:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 6-4 on page 8). Data changes during SCL high periods will indicate a Start or Stop condition as defined below.

**Start Condition:** A high-to-low transition of SDA with SCL high is a Start condition, which must precede any other command (see Figure 6-5 on page 8).

**Stop Condition:** A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 6-5 on page 8).

**Acknowledge:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word (see Figure 6-6 on page 8).

Standby Mode: The AT24C512C features a low-power standby mode, which is enabled:

- Upon power-up and
- After the receipt of the Stop bit and the completion of any internal operations.

**Software Reset:** After an interruption in protocol, power loss, or system reset, any 2-wire part can be protocol reset by following these steps:

- 1. Create a Start condition
- 2. Clock nine cycles
- 3. Create another Start condition followed by a Stop condition, as shown in Figure 6-1 below.

The device is ready for the next communication after the above steps have been completed.

#### Figure 6-1. Software Reset



#### Figure 6-2. Bus Timing



#### SCL: Serial Clock, SDA: Serial Data I/O

#### Figure 6-3. Write Cycle Timing

SCL: Serial Clock, SDA: Serial Data I/O



Notes: 1. The write cycle time, t<sub>WR</sub>, is the time from a valid Stop condition of a write sequence to the end of the internal clear/write cycle.

# Atmel

► t<sub>BUF</sub>

Figure 6-4. Data Validity







Figure 6-6. Output Acknowledge



## 7. Device Addressing

The 512K EEPROM requires an 8-bit device address word following a Start condition to enable the chip for a read or write operation. The device address word consists of a mandatory `1010' sequence for the first four most-significant bits (see Figure 7-1 below). This is common to all 2-wire EEPROM devices.

The 512K uses the three device address bits, A2, A1, and A0, to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The  $A_2$ ,  $A_1$ , and  $A_0$  pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high, and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a valid compare is not made, the device will return to a standby state.

#### Figure 7-1. Device Address

1	0	1	0	A2	A1	A0	R/W
MSB							LSB

## 8. Write Operations

**Byte Write:** A Byte Write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero, and then the part is to receive an 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, then must terminate the write sequence with a Stop condition. At this time, the EEPROM enters an internally-timed write cycle,  $t_{WR}$ , to the nonvolatile memory. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete (see Figure 8-1).



#### Figure 8-1. Byte Write

Page Write: The 512-Kbit EEPROM is capable of 128-byte page writes.

A Page Write is initiated the same way as a byte write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a Stop condition (see Figure 8-2) and the internally timed write cycle will begin.

The lower seven bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will roll-over, and the previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page.





**Acknowledge Polling:** Once the internally-timed write cycle has started and the EEPROM inputs are disabled, Acknowledge Polling can be initiated. This involves sending a Start condition followed by the device address word. The read/write select bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.

**Data Security:** AT24C512C has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at  $V_{CC}$ .

## 9. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three types of read operations: Current Address Read, Random Address Read, and Sequential Read.

**Current Address Read:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out on the SDA line. The microcontroller does not respond with an zero, but does generate a following Stop condition (see Figure 9-1).

#### Figure 9-1. Current Address Read



**Random Read:** A Random Read requires an initial byte write sequence to load in the data word address. This is known as a "dummy write" operation. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another Start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero, but does generate a following Stop condition (see Figure 9-2).



#### Figure 9-2. Random Read

**Sequential Read:** Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the sequential read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a following Stop condition (see Figure 9-3).

#### Figure 9-3. Sequential Read



## 10. Ordering Code Detail



# 11. Part Markings

8-lead S	SOIC	8-lead EIAJ	8-1	lead TSSOP	
	ATMLHYWW ###% AAAAAAAAA •	ATMLHYWW ###% @ AAAAAAAA O		ATHYWW ###% @ AAAAAAA	
8-pad L	JDFN	8-ball WLCSP	8-1	ball VFBGA	
2.0 x 3.0 n			1.5	5 x 2.0 mm Body	
	### H%@ YXX ●	• ATMEL ###% UYMXX		###U YMXX ZPIN 1	
Catalog Number AT24C512C Date Codes Y = Year	r Truncation M = Month	Truncation Code: ##		Voltages % = Minimum V M: 1 7V min	/oltage
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2	r Truncation	WW = Work Week o 02: Week 2		-	foltage
Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe	WW = Work Week o 02: Week 2 04: Week 4  er 52: Week 52		% = Minimum V M: 1.7V min D: 2.5V min	•
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2   Country of Asse	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe 2019	WW = Work Week o 02: Week 2 04: Week 4  52: Week 52 Lot Number	fAssembly	% = Minimum V M: 1.7V min D: 2.5V min Grade/Lead Finish	Material
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe embly	WW = Work Week o 02: Week 2 04: Week 4  er 52: Week 52	fAssembly	% = Minimum V M: 1.7V min D: 2.5V min	Material
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2   Country of Asse	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe embly	WW = Work Week o 02: Week 2 04: Week 4  52: Week 52 Lot Number	fAssembly	% = Minimum V M: 1.7V min D: 2.5V min Grade/Lead Finish H: Industrial/N U: Industrial/N	Material liPdAu
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2   Country of Asse @ = Country of A   @ = Country of A X   Trace Code XX = Trace Code	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe embly	WW = Work Week o 02: Week 2 04: Week 4  52: Week 52 Lot Number AAAA = Atmel Wafer Lot Nu	fAssembly	% = Minimum V   M: 1.7V min   D: 2.5V min   Grade/Lead Finish 1   H: Industrial/N	Material liPdAu
Note 2: Packag   Catalog Number   AT24C512C   Date Codes   Y = Year   3: 2013 7: 2   4: 2014 8: 2   5: 2015 9: 2   6: 2016 0: 2   Country of Asse @ = Country of A   @ = Country of A X   Trace Code XX = Trace Code	M = Month M = Month 2017 A: January 2018 B: February 2019 2020 L: Decembe embly assembly	WW = Work Week o 02: Week 2 04: Week 4  52: Week 52 Lot Number AAAA = Atmel Wafer Lot Nu	fAssembly	% = Minimum V M: 1.7V min D: 2.5V min Grade/Lead Finish H: Industrial/N U: Industrial/N U: Industrial/N Atmel Truncation AT: Atmel ATM: Atmel	Material liPdAu

## 12. Ordering Codes

## Atmel AT24C512C Ordering Information

Ordering Code	Lead Finish	Package	Voltage	Operation Range
AT24C512C-SSHM-B <sup>(1)</sup>			1.7V to 3.6V	
AT24C512C-SSHM-T <sup>(2)</sup>		8S1	1.7 0 10 5.00	
AT24C512C-SSHD-B <sup>(1)</sup>		001	2.5V to 5.5V	
AT24C512C-SSHD-T <sup>(2)</sup>			2.50 10 5.50	
AT24C512C-SHM-B <sup>(1)</sup>				
AT24C512C-SHM-T <sup>(2)</sup>		000	1.7V to 3.6V	Industrial Temperature (-40 to 85°C)
AT24C512C-SHD-B <sup>(1)</sup>	NiPdAu Lead-free/Halogen-free	8S2	2.5V to 5.5V	
AT24C512C-SHD-T <sup>(2)</sup>				
AT24C512C-XHM-B <sup>(1)</sup>			1.7V to 3.6V	
AT24C512C-XHM-T <sup>(2)</sup>		0.7		
AT24C512C-XHD-B <sup>(1)</sup>		8X		
AT24C512C-XHD-T <sup>(2)</sup>			2.5V to 5.5V	
AT24C512C-MAHM-T <sup>(2)</sup>		8MA2		
AT24C512C-U1UM-T <sup>(2)</sup>	SnAgCu	8U-8		
AT24C512C-CUM-T <sup>(2)</sup>	Lead-free/Halogen-free	8U2-1	1.7V to 3.6V	
AT24C512C-WWU11M <sup>(3)</sup>	—	Wafer Sale		

Notes: 1. B = Bulk

- 2. T = Tape and reel
  - SOIC = 4K per reel,
  - TSSOP, UDFN, WLCSP, and VFBGA = 5K per reel
- 3. For wafer sales, please contact Atmel sales.

	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing, Small Outline (JEDEC SOIC)
8S2	8-lead, 0.208" wide, Plastic Gull Wing, Small Outline (EIAJ SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm Pitch, Ultra Thin Dual No Lead (UDFN)
8U-8	8-ball, 3x5 Grid Array, Wafer Level Chip Scale (WLCSP)
8U2-1	8-ball, 2.35 x 3.73mm body, 0.75mm pitch, Small Die Ball Grid Array (VFBGA)

## 13. Package Information

## 13.1 8S1 — 8-lead JEDEC SOIC



#### 13.2 8S2 — 8-lead EIAJ SOIC











# 14. Revision History

Doc. Rev.	Date	Comments
8720D	03/2013	Added 8U-8 WLCSP package offering. Update related information throughout document. Update footers and disclaimer page.
8720C	07/2012	Update part markings. Update package drawings. Update template.
8720B	12/2010	Replace part markings with single page standard marking. Remove five ordering code variations.
8720A	09/2010	Initial document release.

# Atmel Enabling Unlimited Possibilities<sup>®</sup>

More Ways to Connect with Us



L

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311 F: (+1)(408) 436.4200

www.atmel.com

© 2013 Atmel Corporation. All rights reserved. / Rev.: Atmel-8720D-SEEPROM-AT24C512C-Datasheet\_032013

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended to support or sustain life.