## LDO Voltage Regulator -Adjustable Output, Load Dump Protection

## 60 V, 100 mA

## LM2931, NCV2931 Series

The LM2931 series consists of positive fixed and adjustable output voltage regulators that are specifically designed to maintain proper regulation with an extremely low input-to-output voltage differential. These devices are capable of supplying output currents in excess of 100 mA and feature a low bias current of 0.4 mA at 10 mA output.

Designed primarily to survive in the harsh automotive environment, these devices will protect all external load circuitry from input fault conditions caused by reverse battery connection, two battery jump starts, and excessive line transients during load dump. This series also includes internal current limiting, thermal shutdown, and additionally, is able to withstand temporary power–up with mirror–image insertion.

Due to the low dropout voltage and bias current specifications, the LM2931 series is ideally suited for battery powered industrial and consumer equipment where an extension of useful battery life is desirable. The 'C' suffix adjustable output regulators feature an output inhibit pin which is extremely useful in microprocessor-based systems.

### Features

- Input-to-Output Voltage Differential of < 0.6 V @ 100 mA
- Output Current in Excess of 100 mA
- Low Bias Current
- 60 V Load Dump Protection
- -50 V Reverse Transient Protection
- Internal Current Limiting with Thermal Shutdown
- Temporary Mirror-Image Protection
- Ideally Suited for Battery Powered Equipment
- Economical 5-Lead TO-220 Package with Two Optional Leadforms
- Available in Surface Mount SOP-8, D<sup>2</sup>PAK and DPAK Packages
- High Accuracy (±2.5%) Reference (LM2931AC) Available
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- Pb-Free Packages are Available

### Applications

- Battery Powered Consumer Products
- Hand-held Instruments
- Camcorders and Cameras







### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 12 of this data sheet.

## **DEVICE MARKING INFORMATION**

See general marking and heatsink information in the device marking section on page 14 of this data sheet.



\*Deleted on Adjustable Regulators

This device contains 26 active transistors.

Figure 1. Representative Schematic Diagram

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage Continuous	VI	40	Vdc
Transient Input Voltage (τ ≤ 100 ms)	V <sub>I</sub> (τ)	60	Vpk
Transient Reverse Polarity Input Voltage	-V <sub>I</sub> (τ)	-50	Vpk
1.0% Duty Cycle, τ ≤ 100 ms			
Electrostatic Discharge Sensitivity (ESD) Human Body Model (HBM) Class 2, JESD22 A114–C Machine Model (MM) Class A, JESD22 A115–A Charged Device Model (CDM), JESD22 C101–C		2000 200 2000	V V V
Power Dissipation			
Case 29 (TO-92 Type)			
$T_A = 25^{\circ}C$	PD	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	178	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	83	°C/W
Case 221A, 314A, 314B and 314D (TO–220 Type)			
$T_A = 25^{\circ}C$	PD	Internally Limited	w
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	65	°C/W
Thermal Resistance, Junction-to-Case	$R_{ extsf{ heta}JC}$	5.0	°C/W
Case 318H (SOT-223)			
$T_A = 25^{\circ}C$	P <sub>D</sub>	Internally Limited	w
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	242	°C/W
Thermal Resistance, Junction-to-Case	$R_{ extsf{ heta}JC}$	21	°C/W
Case 369A (DPAK) (Note 1)			
T <sub>A</sub> = 25°C	PD	Internally Limited	w
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	92	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	6.0	°C/W
Case 751 (SOP-8) (Note 2)			
$T_A = 25^{\circ}C$	PD	Internally Limited	w
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	160	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	25	°C/W
Case 936 and 936A (D <sup>2</sup> PAK) (Note 3)			
$T_A = 25^{\circ}C$	PD	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	70	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	5.0	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +125	°C
Operating Die Junction Temperature	ТJ	+150	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. DPAK Junction-to-Ambient Thermal Resistance is for vertical mounting. Refer to Figure 25 for board mounted Thermal Resistance.

2. SOP-8 Junction-to-Ambient Thermal Resistance is for minimum recommended pad size. Refer to Figure 24 for Thermal Resistance variation versus pad size.

3. D<sup>2</sup>PAK Junction-to-Ambient Thermal Resistance is for vertical mounting. Refer to Figure 26 for board mounted Thermal Resistance.

4. NCV rated devices are subjected to and meet the AECQ-100 quality standards.

		LM2931	-5.0/NCV	2931–5.0	LM2931A	-5.0/NCV2	931A-5.0	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Мах	Unit
FIXED OUTPUT			•					
Output Voltage	Vo							V
$V_{in}$ = 14 V, $I_{O}$ = 10 mA, $T_{A}$ = 25°C		4.75	5.0	5.25	4.81	5.0	5.19	
$V_{in} = 6.0 \text{ V to } 26 \text{ V}, \text{ I}_{O} \le 100 \text{ mA},$ $T_{A} = -40^{\circ} \text{ to } +125^{\circ}\text{C}$		4.50	-	5.50	4.75	-	5.25	
Line Regulation	Reg <sub>line</sub>							mV
V <sub>in</sub> = 9.0 V to 16 V		-	2.0	10	-	2.0	10	
V <sub>in</sub> = 6.0 V to 26 V		-	4.0	30	-	4.0	30	
Load Regulation (I <sub>O</sub> = 5.0 mA to 100 mA)	Reg <sub>load</sub>	-	14	50	-	14	50	mV
Output Impedance	ZO							mΩ
$I_{O}$ = 10 mA, $\Delta I_{O}$ = 1.0 mA, f = 100 Hz to 10 kHz		-	200	-	-	200	-	
Bias Current	Ι <sub>Β</sub>							mA
$V_{in}$ = 14 V, I <sub>O</sub> = 100 mA, T <sub>A</sub> = 25°C		-	5.8	30	-	5.8	30	
$V_{in}$ = 6.0 V to 26 V, $I_O$ = 10 mA, $T_A$ = $-40^\circ$ to $+125^\circ C$		-	0.4	1.0	-	0.4	1.0	
Output Noise Voltage (f = 10 Hz to 100 kHz)	Vn	-	700	-	-	700	-	μVrms
Long Term Stability	S	-	20	-	-	20	-	mV/kHR
Ripple Rejection (f = 120 Hz)	RR	60	90	-	60	90	-	dB
Dropout Voltage	V <sub>I</sub> –V <sub>O</sub>							V
I <sub>O</sub> = 10 mA		-	0.015	0.2	-	0.015	0.2	
I <sub>O</sub> = 100 mA		-	0.16	0.6	-	0.16	0.6	
Over-Voltage Shutdown Threshold	V <sub>th(OV)</sub>	26	29.5	40	26	29.5	40	V
Output Voltage with Reverse Polarity Input $(V_{in} = -15 \text{ V})$	-V <sub>O</sub>	-0.3	0	-	-0.3	0	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
6. NCV devices are qualified for automotive use.

ELECTRICAL CHARACTERISTICS	$(V_{in} = 14 \text{ V}, I_0 = 10 \text{ mA}, C_0 = 100$	μF, C <sub>O(ESR)</sub> = 0.3 Ω, T <sub>A</sub> = 25°C [Note 7])
----------------------------	--	--

		LM29	31C/NCV	2931C	LM293		2931AC	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
ADJUSTABLE OUTPUT		•	•		•	•		•
Reference Voltage (Note 8, Figure 18)	V <sub>ref</sub>							V
$I_{O} = 10 \text{ mA}, T_{A} = 25^{\circ}\text{C}$		1.14	1.20	1.26	1.17	1.20	1.23	
$I_0 \le 100 \text{ mA}, T_A = -40 \text{ to } +125^{\circ}\text{C}$		1.08	-	1.32	1.15	-	1.25	
Output Voltage Range	V <sub>O range</sub>	3.0 to 24	2.7 to 29.5	-	3.0 to 24	2.7 to 29.5	-	V
Line Regulation ( $V_{in} = V_O + 0.6 V$ to 26 V)	Reg <sub>line</sub>	-	0.2	1.5	-	0.2	1.5	mV/V
Load Regulation ( $I_0 = 5.0 \text{ mA to } 100 \text{ mA}$ )	Reg <sub>load</sub>	-	0.3	1.0	-	0.3	1.0	%/V
Output Impedance	ZO							mΩ/V
$I_O$ = 10 mA, $\Delta I_O$ = 1.0 mA, f = 10 Hz to 10 kHz		-	40	-	-	40	-	
Bias Current	I <sub>B</sub>							mA
I <sub>O</sub> = 100 mA		-	6.0	-	-	6.0	-	
l <sub>O</sub> = 10 mA		-	0.4	1.0	-	0.4	1.0	
Output Inhibited (V <sub>th(OI)</sub> = 2.5 V)		-	0.2	1.0	-	0.2	1.0	
Adjustment Pin Current	I <sub>Adj</sub>	-	0.2	-	-	0.2	-	μA
Output Noise Voltage (f = 10 Hz to 100 kHz)	V <sub>n</sub>	-	140	-	-	140	-	μVrms/\
Long-Term Stability	S	-	0.4	-	-	0.4	-	%/kHR
Ripple Rejection (f = 120 Hz)	RR	0.10	0.003	-	0.10	0.003	-	%/V
Dropout Voltage	V <sub>I</sub> –V <sub>O</sub>							V
I <sub>O</sub> = 10 mA		-	0.015	0.2	-	0.015	0.2	
I <sub>O</sub> = 100 mA		-	0.16	0.6	-	0.16	0.6	
Over-Voltage Shutdown Threshold	V <sub>th(OV)</sub>	26	29.5	40	26	29.5	40	V
Output Voltage with Reverse Polarity Input $(V_{in} = -15 V)$	-V <sub>O</sub>	-0.3	0	_	-0.3	0	-	V
Output Inhibit Threshold Voltages	V <sub>th(OI)</sub>							V
Output "On": $T_A = 25^{\circ}C$		-	2.15	1.90	-	2.15	1.90	
$T_A = -40^{\circ} \text{ to } +125^{\circ}\text{C}$		-	-	1.20	-	-	1.20	
Output "Off": $T_A = 25^{\circ}C$		2.50	2.26	-	2.50	2.26	-	
$T_A = -40^{\circ} \text{ to } +125^{\circ}\text{C}$		3.25	-	-	3.25	-	-	
Output Inhibit Threshold Current (V <sub>th(OI)</sub> = 2.5 V)	I <sub>th(OI)</sub>	-	30	50	-	30	50	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
8. The reference voltage on the adjustable device is measured from the output to the adjust pin across R<sub>1</sub>.







100 k

1.0 M

10 k

f, FREQUENCY (Hz)



60

40

80

100

100

10 M

10 M

65

0

20

55

10

100

1.0 k



### **APPLICATIONS INFORMATION**

The LM2931 series regulators are designed with many protection features making them essentially blow-out proof. These features include internal current limiting, thermal shutdown, overvoltage and reverse polarity input protection, and the capability to withstand temporary power-up with mirror-image insertion. Typical application circuits for the fixed and adjustable output device are shown in Figures 17 and 18.

The input bypass capacitor  $C_{in}$  is recommended if the regulator is located an appreciable distance ( $\geq 4''$ ) from the supply input filter. This will reduce the circuit's sensitivity to the input line impedance at high frequencies.

This regulator series is not internally compensated and thus requires an external output capacitor for stability. The capacitance value required is dependent upon the load current, output voltage for the adjustable regulator, and the type of capacitor selected. The least stable condition is encountered at maximum load current and minimum output voltage. Figure 22 shows that for operation in the "Stable" region, under the conditions specified, the magnitude of the output capacitor impedance  $|Z_0|$  must not exceed 0.4  $\Omega$ . This limit must be observed over the entire operating temperature range of the regulator circuit.

With economical electrolytic capacitors, cold temperature operation can pose a serious stability problem. As the electrolyte freezes, around  $-30^{\circ}$ C, the capacitance will decrease and the equivalent series resistance (ESR) will increase drastically, causing the circuit to oscillate. Quality electrolytic capacitors with extended temperature ranges of  $-40^{\circ}$  to  $+85^{\circ}$ C and  $-55^{\circ}$  to  $+105^{\circ}$ C are readily available. Solid tantalum capacitors may be a better choice if small size is a requirement, however, the maximum  $|Z_{\rm O}|$  limit over temperature must be observed.

Note that in the stable region, the output noise voltage is linearly proportional to  $|Z_O|$ . In effect,  $C_O$  dictates the high frequency roll–off point of the circuit. Operation in the area titled "Marginally Stable" will cause the output of the regulator to exhibit random bursts of oscillation that decay in an under–damped fashion. Continuous oscillation occurs when operating in the area titled "Unstable". It is suggested that oven testing of the entire circuit be performed with maximum load, minimum input voltage, and minimum ambient temperature.



Figure 17. Fixed Output Regulator



Switch Position 1 = Output "On", 2 = Output "Off"

$$V_{out} = V_{ref} \left( 1 + \frac{R_2}{R_1} \right) + I_{Adj}R_2$$
 22.5 k  $\ge \frac{R_1R_2}{R_1 + R_2}$ 

Figure 18. Adjustable Output Regulator



The LM2931 series can be current boosted with a PNP transistor. The D45VH7, on a heatsink, will provide an output current of 5.0 A with an input to output voltage differential of approximately 1.0 V. Resistor R in conjunction with the  $V_{BE}$  of the PNP determines when the pass transistor begins conducting. This circuit is not short circuit proof.

#### Figure 19. (5.0 A) Low Differential Voltage Regulator



The circuit of Figure 19 can be modified to provide supply protection against short circuits by adding the current sense resistor  ${\sf R}_{SC}$  and an additional PNP transistor. The current sensing PNP must be capable of handling the short circuit current of the LM2931. Safe operating area of both transistors must be considered under worst case conditions.

#### Figure 20. Current Boost Regulator with Short Circuit Projection



Figure 21. Constant Intensity Lamp Flasher





Figure 27. SOT-223 Thermal Resistance and Maximum Power Dissipation vs. P.C.B. Copper Length

#### DEFINITIONS

**Dropout Voltage** – The input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output decreases 100 mV from nominal value at 14 V input, dropout voltage is affected by junction temperature and load current.

**Line Regulation** – The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

**Load Regulation** – The change in output voltage for a change in load current at constant chip temperature.

**Maximum Power Dissipation** – The maximum total device dissipation for which the regulator will operate within specifications.

**Bias Current** – That part of the input current that is not delivered to the load.

**Output Noise Voltage** – The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

**Long–Term Stability** – Output voltage stability under accelerated life test conditions with the maximum rated voltage listed in the devices electrical characteristics and maximum power dissipation.

#### **ORDERING INFORMATION**

	Out	tput			
Device	Voltage	Tolerance	Package	Shipping <sup>†</sup>	
LM2931AD-5.0G	5.0 V	±3.80%	SOIC-8 (Pb-Free)	98 Units / Rail	
LM2931AD-5.0R2G	5.0 V	±3.80%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
LM2931ADT-5.0RKG	5.0 V	±3.80%	DPAK (Pb-Free)	2500 / VacPk	
LM2931AD2T-5R4G	5.0 V	±3.80%	D <sup>2</sup> PAK (Pb–Free)	800 / VacPk Reel	
LM2931AT-5.0G	5.0 V	±3.80%	TO-220 (Pb-Free)	50 Units / Rail	
LM2931AZ-5.0G	5.0 V	±3.80%	TO-92 (Pb-Free)	2000 / Inner Bag	
LM2931AZ-5.0RAG	5.0 V	±3.80%	TO-92 (Pb-Free)	2000 / Tape & Reel	
LM2931AZ-5.0RPG	5.0 V	±3.80%	TO-92 (Pb-Free)	2000 / Ammo Pack	
LM2931D-5.0R2G	5.0 V	±5.00%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
LM2931D2T-5.0R4G	5.0 V	±5.00%	D <sup>2</sup> PAK (Pb–Free)	800 / VacPk Reel	
LM2931DT-5.0G	5.0 V	±5.00%	DPAK (Pb-Free)	75 Units / Rail	
LM2931T-5.0G	5.0 V	±5.00%	TO-220 (Pb-Free)	50 Units / Rail	
LM2931Z-5.0G	5.0 V	±5.00%	TO-92 (Pb-Free)	2000 / Inner Bag	
LM2931Z-5.0RAG	5.0 V	±5.00%	TO-92 (Pb-Free)	2000 / Tape & Reel	
LM2931Z-5.0RPG	5.0 V	±5.00%	TO-92 (Pb-Free)	2000 / Ammo Pack	
LM2931CDR2G	Adjustable	±5.00%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
LM2931ACDR2G	Adjustable	±2.00%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
LM2931ACD2TR4G	Adjustable	±2.00%	D <sup>2</sup> PAK (Pb–Free)	800 / VacPk Reel	
NCV2931ACDR2G*	Adjustable	±2.50%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
NCV2931AD-5.0R2G*	5.0 V	±3.80%	SOIC-8 (Pb-Free)	2500 / Tape & Reel	
NCV2931AST-5T3G*	5.0 V	±3.80%	SOT-223 (Pb-Free)	4000 / Tape & Reel	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Spe-

\*NCV2931: T<sub>low</sub> = -40°C, T<sub>high</sub> = +125°C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable

### **ORDERING INFORMATION** (continued)

	Output			
Device	Voltage	Tolerance	Package	Shipping <sup>†</sup>
NCV2931AZ-5.0RAG*	5.0 V	±3.80%	TO-92 (Pb-Free)	2000 / Tape & Reel
NCV2931CDR2G*	Adjustable	±5.00%	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCV2931ADT5.0RKG*	5.0 V	±3.80%	DPAK (Pb–Free)	2500 / Tape & Reel
NCV2931ACD2TR4G*	Adjustable	±2.50%	D <sup>2</sup> PAK (Pb–Free)	800 / VacPk Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Spe-

\*NCV2931: T<sub>low</sub> = -40°C, T<sub>high</sub> = +125°C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable

#### **MARKING DIAGRAMS**



Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.



\*This marking diagram also applies to NCV2931.

1

3





DOCUMENT NUMBER:	98AON23085D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-220, SINGLE GAUGE		PAGE 1 OF 1	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

# <u>Onsemí</u>,



**STYLES AND MARKING ON PAGE 3** 

DOCUMENT NUMBER:	98AON52857E Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 1 OF 3
onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular			

purpose, nor does on semi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 05 MAR 2021

FORMED LEAD





NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS.
- 4. DIMENSION b AND b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION b2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS		
DIM	MIN.	NDM.	MAX.
Α	3.75	3.90	4.05
A1	1.28	1.43	1.58
b	0.38	0.465	0.55
b2	0.62	0.70	0.78
с	0.35	0.40	0.45
D	7.85	8.00	8.15
E	4.75	4.90	5.05
E5	3.90		
e	2.50 BSC		
L	13.80	14.00	14.20
L2	13.20	13.60	14.00
L3		3.00 REF	

### **STYLES AND MARKING ON PAGE 3**

DOCUMENT NUMBER:	98AON52857E Electronic versions are uncontrolled except when accessed directly from the Documer Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red		
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 2 OF 3
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular

#### TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

### DATE 05 MAR 2021

PIN 1. DRAIN

2.	EMITTER BASE COLLECTOR
	GATE SOURCE & SUBSTRATE DRAIN
2.	ANODE CATHODE & ANODE CATHODE
2.	ANODE GATE CATHODE
2.	COLLECTOR EMITTER BASE
	V <sub>CC</sub> GROUND 2 OUTPUT

	BASE EMITTER COLLECTOR
2.	SOURCE DRAIN GATE
2.	MAIN TERMINAL 1 GATE MAIN TERMINAL 2
2.	COLLECTOR BASE EMITTER
2.	SOURCE GATE DRAIN
STYLE 32: PIN 1. 2. 3.	COLLECTOR

2.	ANODE ANODE CATHODE
2.	DRAIN GATE SOURCE & SUBSTRATE
2.	ANODE 1 GATE CATHODE 2
2.	ANODE CATHODE NOT CONNECTED
2.	GATE SOURCE DRAIN
2.	CATHODE ANODE GATE
2.	: RETURN INPUT OUTPUT

2.	CATHODE CATHODE ANODE	Style Pin	
2.	BASE 1 EMITTER BASE 2	Style Pin	
2.	EMITTER COLLECTOR BASE	Style Pin	
		Style Pin	
2.	EMITTER Collector/Anode Cathode	Style Pin	
2.	NOT CONNECTED ANODE CATHODE	Style Pin	
STYLE 34: PIN 1.	INPUT	STYLE PIN	

GROUND
 LOGIC

SOURCE 2. 3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR 3. EMITTER

#### GENERIC MARKING DIAGRAM\*

XXXXX XXXXX ALYW

XXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
  - = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON52857E Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 3 OF 3	

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

## semi



SCALE 1:1

TO-220 5-LEAD OFFSET CASE 314B-05 ISSUE L

DATE 07 JAN 1994



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
C	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
Е	0.048	0.055	1.219	1.397
F	0.850	0.935	21.590	23.749
G	0.067	BSC	1.702 BSC	
Н	0.166 BSC		4.216 BSC	
J	0.015	0.025	0.381	0.635
K	0.900	1.100	22.860	27.940
L	0.320	0.365	8.128	9.271
Ν	0.320 BSC		8.128 BSC	
Q	0.140	0.153	3.556	3.886
S		0.620		15.748
U	0.468	0.505	11.888	12.827
V		0.735		18.669
W	0.090	0.110	2.286	2.794

STYLE 1 THRU 4: CANCELLED STYLE 5: PIN 1. GATE 2. MIRROR 3. DRAIN 4. KELVIN 5. SOURCE

DOCUMENT NUMBER:	98ASB42218B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220 5-LEAD OFFSET		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





= Pb-Free Package G \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may

WL = Wafer Lot

= Year WW = Work Week

not follow the Generic Marking.

= Assembly Location

Α

Y

DOCUMENT NUMBER:	98ASB42220B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220 5-LEAD		PAGE 1 OF 1

onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make charges without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PACKAGE DIMENSIONS



onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.



© Semiconductor Components Industries, LLC, 2011



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume as	onsemi and ONSEMI, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: DRAIN, DIE #1 PIN 1. DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN

EMITTER, DIE #1

BASE, DIE #1 EMITTER, DIE #2

COLLECTOR, DIE #2

COLLECTOR, DIE #2

COLLECTOR, DIE #1

COLLECTOR, DIE #1

BASE, DIE #2

7.

8. DRAIN

2.

3

4.

5.

6.

7.

8.

2.

3.

4.

5. DRAIN

6. DRAIN

7.

8. DRAIN

2.

3

4.

5.

6.

7.

8.

З.

4. GND

5. 6. V MON

7.

8 VIN

STYLE 28:

PIN 1. BASE

STYLE 24:

PIN 1. SOURCE (N)

GATE (N) SOURCE (P)

GATE (P)

DRAIN

EMITTER

CATHODE

CATHODE COLLECTOR/ANODE

PIN 1. SW\_TO\_GND 2. DASIC OFF

VBULK

VBULK

COLLECTOR/ANODE COLLECTOR/ANODE

COLLECTOR/ANODE

DASIC\_SW\_DET

STYLE 20:

STYLE 16

PIN 1.

DOCUMENT NUMBER:	98ASB42564B	BASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

SOURCE 1/DRAIN 2

7.

8 GATE 1

onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

#### DATE 16 FEB 2011



 
 DOCUMENT NUMBER:
 98ASH01005A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 D<sup>2</sup>PAK
 PAGE 1 OF 1

 onsemi and OnSeMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.



 
 DOCUMENT NUMBER:
 98ASH01006A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 D2PAK 5-LEAD
 PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales